ABSTRACT We present a comprehensive theoretical investigation of the quantum confinement limited mobility in the Si 1−x Ge x -channel gate-all-around nanosheet field effect transistor for 5-nm node. The study encompasses physics-based quantum mechanical models both for P and NMOS with specified channel/wafer orientations and channel thicknesses: 1) k.p model with Poisson solver for band structures, bandgap variations, and confined charge distributions; 2) Kubo-greenwood model for low field mobility with considering surface roughness and stress; 3) multisub-band Boltzmann transport equation based on a state-of-the-art phase space approach is employed to evaluate device IV characteristics; and 4) the threshold voltage (V T ) variations with different channel/wafer orientations are also evaluated. Our simulation study shows that {110} wafer Ge channel can be an attractive option for 5-nm node pMOS, and Si is still promising for nMOS due to strong quantum confinement in Ge channel.
I. INTRODUCTION
For devices beyond the 10/7nm technology node, it is important to investigate performance boosters such as superior gate-all-around (GAA) architectures [1] - [6] and/or high mobility channels [7] - [12] . Recently a new stacked GAA nanosheet field effect transistor (NSFET) has been demonstrated experimentally as a promising candidate for 5nm technology node MOSFET, which offers good cooptimization of superior gate control and high on-state currents per footprint [13] . It is urgently desired to physically estimate the performance of such a NSFET with high mobility channels, like SiGe or Ge. Although the carrier mobility of bulk Ge is much higher than that of bulk Si, especially for holes. The significance of mobility degradation mainly due to the quantum effect in extremely thin channels as well as some other conventional problems like surface passivation and integration with Si raises the doubt about the implementation of Ge or SiGe channel in future CMOS of 5nm technology node and beyond. The accurate modeling of the electron/hole mobility with considering the quantum confinement and its impact on various carrier scattering sources in device has become an important issue to predict the performance of future SiGe based NSFETs. We need accurately calculate the band structure and carrier mobility both for P and NMOS with various channel/wafer orientations in the presence of the strong quantum confinement in the ultra-thin scaled nanosheet.
In this paper, we present a systematic assessment of both electron and hole mobility in ultra-thin SiGe NSFETs as shown in Fig. 1 , accounting for the impacts of quantum confinement, Si 1−x Ge x channel, channel/wafer orientation, as well as applied strain. Then the device characteristics are evaluated by using multi-subband Boltzmann transport equation based on the physical mobility in contrast to the conventional semi classical drift-diffusion approach employing the empirical mobility parameters. Our simulation framework implements the physics-based quantum mechanical models for both mobility and transport calculations as briefly explained in the next section. The benefits of allowing for virtually fit-parameter-free simulations make the current framework pretty suitable for evaluating upcoming 5nm node transistors.
II. SIMULATION MODEL
To obtain the electrostatic properties with quantum confinement, the device is divided into several slices. In each slice, two-dimensional quantum confinement inside the channel is calculated by solving the 2D Schrödinger equation with k.p Hamiltonian, validated by ab-initio calculations, instead of the effective mass approximation [14] - [16] . It therefore gives accurate full subband structure rather than the band edge information. The geometry, channel orientation effects are naturally adopted in the calculations. The strain effect is captured by deformation potentials for k.p method. Phonon (acoustic, optical and intervalley models), surface roughness, ionized impurity and alloy scattering mechanisms are considered to calculate the low-field mobility by using KuboGreenwood formula (KGF) with k.p Hamiltonian [17] in the channel cross section. For the indirect bandgap semiconductors (Si, Ge), the conduction band edge and valence band edge are far from each other, and thus be solved separately. We use a 2-band k.p Hamiltonian for electrons and a 6-band k.p Hamiltonian for holes. Therefore, the problem of spurious solutions from k.p method [18] can be avoided in our calculations.
The calculation of carrier scattering is based on Fermi Golden Rule by evaluating the square matrix element and finding the transition rate S n,n (k, k ). With the full subband structure, all the square matrix elements can be calculated accounting for ionized impurity, phonon, surface roughness, and alloy scattering mechanisms, with specific expressions respectively [19] . Especially, for surface roughness scattering (SRS) in the quasi 1-dimensional (1D) GAA nanosheet FET, the transport is related to 1D momentum (k, k'). However, arising from the finite (non-zero) diameter, the surface roughness at the 2D surface is described by the actual fluctuation of the interface position, (r). And it is characterized by its autocorrelation function C(r) ≡ (r ) (r + r) , depending on a 2D r vector and its 2D Fourier transform C(q), depending on a 2D q vector. Note that the roughness power spectrum is isotropic, giving rise to C(q) = C(q) [20] . Then the matrix element of the scattering potential between states (n, k) and (n , k ) is given by, where q = q 2 + q ⊥ 2 is the roughness wave vector and separated into an axial component q ≡ k − k (in the channel direction) and component q ⊥ (along the slice circumference ) as illustrated in Fig. 2 . F n,n ; k,k (q ⊥ ) is called a spectral form-function. The alloy scattering in SiGe channel is treated by the following scattering matrix [21] ,
where E edge is the band edge offset between the two alloyed materials, x is the alloy fraction, L is the normalization length. Regarding to the screening model in the ionized impurity scattering, the linear approximation (around k-k = 0 ) in the Poisson equation is used. Thus, screenings of surface roughness and alloy scattering are also considered implicitly in our treatment [22] . EOT is fixed at 1nm, and the widths of NSFET (W) are set to 15nm for all NSFETs in this work. The overall simulation methodology is summarized in Fig. 3 . Connected with the physical mobility, device transport properties are simulated by both a conventional drift-diffusion framework for subthreshold region and a deterministic solver for the phase-space subband Boltzmann transport equation for saturation region based on the same scattering rate. BTE is discretized by cutting slices along the channel direction. The number of slices has been proved to be large enough to give converged results.
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III. RESULTS AND DISCUSSIONS
The target devices are ultra-scaled in order to meet 5nm technology design rules and performance expectations, and thus very limited experimental data for these dimensions are available in the literatures, most of which are only of silicon channel. Here, the physics-based quantum mechanical models in this study are verified with comparing to the recent experimental progress in Si-channel GAA NSFET [13] . Note that to get higher simulation efficiency without losing physical importance, we focus on a single channel NSFET rather than a triple NSFET. The calculated physical mobility is incorporated into the Drift-Diffusion framework to get the I DS -V GS transfer characteristics in the subthreshold region. Alternatively, the I DS -V GS transfer characteristics in the saturation region are obtained from the solution of the full BTE to capture the ballistic transport features. So, the full I-V curves are calculated based on both the solutions of the KGF for low-field mobility and the BTE for high-field ballisticity at different bias respectively according to the V T . Therefore, based on the physical mobility and phase space BTE solver, both the subthreshold and the saturation region current-voltage transfer characteristics can be nicely matched from subthreshold to strong inversion region as shown in Fig. 4 . At the crossing between subbands, of which branches are determined by the continuity of the flow, e.g., the continuity of electron group velocity [23] .
To evaluate the possible performance boosters of channel materials, orientations, and geometry, we have investigated their impacts on the electrostatic and transport properties with the verified physical models. The quantum confinement effects in ultrathin channel are firstly evaluated by calculating the band structures and charge distributions. Fig. 5 shows the simulated effective bandgap as a function of channel dimension, evolution from a wide nanowire to a thin nanosheet. The effective bandgap has a strong anisotropy in these three channel (Si, Si 0.45 Ge 0.55 , Ge) with different channel/wafer orientations. The band structures and corresponding quantum confinement of SiGe NSFET channels are obtained with the ab-initio-calculation validated k.p method as shown in Fig. 6 (a)-8 (a) for different Ge compositions. We find distinct subbands of light or heavy charge carriers in conduction band. Electrons can be distributed in two sets of steep bands and shallow bands that indicate light and heavy effective mass respectively. It is a quasi 1D counterpart of the bulk electron populating in primed and unprimed ladder of subbands. In valence band we also find two sets of subbands that are simple splitting of the light hole and heavy hole branches in the strongly confined channel. The VOLUME Beside the well-known thickness impacts on the bandgap, we also find its modulation of the light-/heavy-hole subbands composition in the channel with the specified {110} surface confinement. This feature leads to non-intuitive mobility behavior as we will discuss later. Additionally, electron and hole carrier density profiles in the 2D cross section of 15nm × 5nm GAA NSFETs at on-state V G and zero V D for Si, Si 0.45 Ge 0.55 , and Ge GAA nanosheet with different channel/wafer orientations is shown in Fig. 6 (b)-8 (b) . Electron and hole density is extremely high at the on-state in 2D cross section region due to the strong quantum confinement in Si and Ge channel, respectively. Strong anisotropy is also observed in four different channel/wafer orientations for both electron and hole density profiles. To confirm this theoretical analysis of the intrinsic channel properties, we plot the electron and hole mobility in the un-doped channel at zero gate bias for varied geometries and Ge compositions in Fig. 9 . Beside the intrinsic impacts from the channel geometry and material, the impacts of the surface roughness are obtained by using a Gaussian spectrum with RMS=1.0nm and correlation length L C = 1.0nm. As expected, the [100]/{110} and [110]/{001} channel/wafer orientations give rise to higher mobility for both electrons and holes. In particular for the [100]/{110} channel/wafer orientation, hole mobility increases dramatically in the ultrathin nanosheet rather than the trivial degradation trend. This behavior well explains the measurement data [24] , [25] and originates from the confinement induced band structure variations that decrease the hole effective mass and the scattering rates as mentioned in previous discussion about Fig. 6(a) . Unlike the situation in the bulk Ge, the ultrathin Ge channel possesses no benefit for electron mobility and that in Si 0.45 Ge 0.55 channel is even worse due to the alloy scattering. The hole mobility can be effectively boosted by replacing Si with Ge or SiGe. Therefore, at 5nm technology node, one should consider Ge channel for PMOS whereas Si channel is still preferred for NMOS.
Next we examine the SRS limited mobility of the preferred [100]/{110} channel/wafer orientation with Si, Si 0.45 Ge 0.55 , Ge in Fig. 10 . The device cross-section geometry is 15nm (width) × 5nm (thickness). It shows that the SRS becomes most critical at high gate bias in real device 844 VOLUME 6, 2018 where ideal surface quality cannot be achieved. In Si channel, the maximum local inversion densities of hole in PMOS and electron in NMOS are 1. of hole in PMOS and electron in NMOS are 2.03×10 7 and 2.45×10 6 cm −1 , respectively. In Ge channel, maximum local inversion densities of hole in PMOS and electron in NMOS are 8.02×10 19 and 7.80×10 19 cm −3 , respectively. While the average inversion linear densities of hole in PMOS and electron in NMOS are 3.18×10 7 and 1.87×10 6 cm −1 , respectively. To obtain the desired performance, the Root Mean Square (RMS) roughness should be bellow 1nm, which brings severe challenges in process development. Note that the full band k.p calculation used in this work can exclude the mobility underestimation in calculation based on effective mass method even with non-parabolic band corrections. Stress is an important performance knob for PMOS. We evaluate the stress effects on PMOS in the preferred [100]/{110} channel/wafer orientation with Si, Si 0.45 Ge 0.55 , and Ge. Importantly, about 40% mobility gain is expected under 1.5GPa axial compressive stress for PMOS channel with W=15nm and T CH = 5nm as shown in Fig. 11 . In detail, for Si-channel PMOS, the maximum local inversion densities of hole are 1.58×10 19 Fig. 11 are not changed in the hole mobility enhancement by compressive stress [26] . Hence, advanced surface passivation process [27] and effective stressor [28] , [29] are strongly desired in the GAA NSFETs for 5nm technology node and beyond. Apart fro the trade of between the good gate control and mobility degradation, variation on the device characteristics is another challenge of very narrow channel. We evaluate the threshold voltage (V T ) variation as a function of the channel thickness with the preferred Ge content and channel/wafer orientations for both NMOS and PMOS as discussed before. Accounting for strong quantum effects, the V T is defined as [30] : in which Q inv is the total inversion charge, Q depl is the depletion charge. Fig. 12 (a) Fig. 12 (c) and (d) show the extracted V T sensitivity to channel thickness. For Si NMOS with 5nm-thick channel, the absolute values of V T variation are around 16mV/nm (13mV/nm) in {110} (or {001}) wafer. The V T variations in Ge PMOS with all the considered channel/wafer orientations range from 23mV/nm to 15mV/nm. The V T variation is more serious than that in NMOS due to stronger quantum confinement in Ge with lighter effective mass.
Consequently, the nanosheet FET of [100]/{110} channel/wafer orientation possesses both high mobility and overall good V T stability accounting for both NMOS and PMOS nanosheet FET. In addition, we evaluated the performance booster of axial channel compressive strain for Ge PMOS, with the preferred [100]/{110} channel/wafer orientation as we just proposed. The on-state drive currents with difference stress are compared by aligning the off-state current to be the same. As shown in Fig. 13 , obvious on-state current enhancement is acquired with 1.5 GPa compressive stress. As much as 13% additional on-state current gain is predicted in the presence of 1.5 GPa compressive stress in the Ge [100]/{110} channel. 
IV. CONCLUSION
We present a comprehensive simulation study of the stateof-the-art GAA NSFET with Si 1−x Ge x channel. According to the calculated physical mobility with accurately incorporating the quantum confinement and complete scattering 
